Hi, I'm attaching some syntax file to provide VHDL, VERILOG, and AWK syntax highlighting in mcedit. I thought it would be nice if it was included in mc. Thanks = Power up Your Projects MS Project helps you successfully manage your business investments. http://a8-asy.a8ww.net/a8-ads/adftrclick?redirectid=e7fa4fc0e5d972ebd2a6c4f3a4b1b69a -- Powered by Outblaze
Attachment:
awk.syntax
Description: Binary data
Attachment:
verilog.syntax
Description: Binary data
Attachment:
vhdl.syntax
Description: Binary data