trouble with make

["Jack M." <msg124 hotmail com>]

Hi,

This is the content of my Makefile:
CC == gcc
arrow : arrow.c
      $(CC) `gtk-config --cflags` arrow.c -o arrow `gtk-config --libs`

clean:
      rm -f *.o arrow

arrow.c is the name of my source file.


when i type "make" and hit enter to i get the ***No target . stop"...or when 
i type "make arrow".. or "make a.out"
.. i get the error "not rule to make target `a.out',....

what is the correct synatx for the make command?.
I do:
make
make clean
make install
make arrow

does not want to work.

thanx.
jm

_________________________________________________________________________
Get Your Private, Free E-mail from MSN Hotmail at http://www.hotmail.com.

Share information about yourself, create your own public profile at 
http://profiles.msn.com.